Welcome, Guest. Please login or register.


Show Posts

This section allows you to view all posts made by this member. Note that you can only see posts made in areas you currently have access to.


Messages - ron

Pages: [1] 2 3
1
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.23. 19:23:47 »
HI there, good news !!!




Thanks to Kyp !!!

2
Other topics / Re: ENTERPRISE 128 is 35 years old!
« on: 2020.May.17. 13:58:51 »

3
Other topics / Re: ENTERPRISE 128 is 35 years old!
« on: 2020.May.17. 13:47:33 »
Happy 35 Enterprithday !! haaha
I love this machine.

4
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.16. 11:18:46 »
Thanks GFlorez !

From this moment on and depending on the time that rampa069 may take, things will start to go faster and then a point will be reached where the debugging and testing phase will enter.

Remember that core's structure and other elements were already implemented and running.

It is a slow and tedious process, since with FPGAs there is no way of knowing what is happening and it becomes difficult.

Anyway, now is when this turns really interesting. Stay Tuned !

5
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.12. 12:04:02 »
Is possible when the development done, create new Nick and Dave chips which can be used for repair dead Enterprise machines?

Knowing the number of logical gates that each custom chip occupies, you could look for a cpld or fpga that has enough capacity and the necessary pins and could be mounted on a socket or an adapter.

What I couldn't tell you right now is how to take advantage of what is already in place, but I pass the question on to colleagues.

And to the question of whether it can, if the implementation actually meets all the requirements that the Enterprise needs, is YES.

6
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.12. 11:27:58 »
The aim of this project  is to preserve the Enteprise in FPGA. It is time to do it.



We are developing the Enterprise core on the MiST / MiSTica / SiDi platform but with the intention that once it is functional, can be ported to other fpga boards such as the MiSTer or those where it fits. There is no point in kickstarting or crowfounding, in this case all that is useless.

This project is public, open-source, totally independent, non-profit and is done unconditionally for pure fun and learning.

So, preservation. Emulation already takes care of this purpose, but we consider that an implementation on gate arrays can offer a more exact and precise view of the Enteprise, without detracting from everything that already exists, since without it this would not be possible. Anyone can help and contribute to improvement

As soon as we have news we will gladly share them with you.

Thanks for all documentation, maybe we will transfer you some questions about timings and specific things, all in due time.

Thank You

7
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.11. 20:06:44 »
After the improvements, the pseudo Nick says HELLO! and you already use the EXOS font


8
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.11. 07:30:14 »
... and pseudo-Nick started painting.


9
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.09. 22:25:55 »
Hi there, fellows !

We have some progress, much more than we could expect. Our friend rampa069 has not given us time nor to assimilate all that he has already managed to do. Amazing !

Because the FPGA's SDRAM has 24 addressing bits, rampa069 has successfully reduced the Enterprise MMU in a very smart way. First 8 bits (Content of the port pointed to by the two high lines as a bank) +2 bits (The active port (B0, B1, B2, B3)) + 14 low bits of the address bus..., as soon as a Pseudo_NICK can start painting, there are a lot of possibilities that it will start working right away.

So, Kyp is redoing the control signals but since kyp uses a 28MHz master clock,  with clock enables it is more messy. There are a lot of clocks out of combinatorics and that doesn't like the FPGA. The advantage of FPGA implementations is that as milestones are achieved, you can start testing.

Now ROM loads OK, just using a EP128.ROM file at SD's root in where you can concatenate all ROMS you want. It loads from SD at address 0.-

Also the disc controller is working.

24674-0
24676-1

Surely tonight ramp069 will enable the Git and all the part already converted to EP128 will be deployed. More or less these are the news we have, it seems that everything is going faster than expected.



Best Regards
ron

10
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.08. 09:04:28 »
Thank You very much !

11
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.05. 21:38:13 »
To do a first approach to the core, I will try to explain what we plan to do.

There are two coders who do great things. They are Gyorgy (Gyurco aka slingshot) and Sorgelig. Both are among the most representative in MiST and MiSTer. Both have two separate Sam Coupé cores implemented.

Calm down, let's be calm. Yes, I said Sam Coupé. But I will explain what all this means. Everyone knows that the Enterprise is a better micro than the Sam Coupé. Enter is a design from 1983, Sam is almost 1989.

Isn't it strange to have the Sam Coupé instead of the Videoton as a base?. The Videoton is similar in software, but not in hardware, which is what it's all about here. We believe that Miles Gordon Technologies must have looked sideways at the Enterprise, because coincidentally, there are many circumstances that make it optimal to take advantage of what has already been done.

This is the Sorgelig's git: https://github.com/sorgelig/SAMCoupe_MIST
This is the gyurco ( slingshot) git: https://github.com/gyurco/SAMCoupe_MIST

Obviously the core of Enteprise once it is ready to implement Nick and Dave is not going to look anything like the original.

The rom is already loading it by ioctl_download to the sdram, paging to 16Kb blocks ... it is not so different ... with the appropriate changes we do not see any impediment to use them as a base on which to implement. It is a good start. From what we see the way of reading the keyboard is very similar to that of AY. About Dave, it's very similar. At The moment we have clear audio records, it will not be very difficult to prototype that chip and the paging based on outs is cpm type.

In a later phase it is a question of supplanting the ASIC of Sam by Nick and SAA by Dave.

It is an initial stage it is about prototyping until the nick is able to start generating and painting video. We have to see how far we can go, since in other cores the parts that were missing until the schemes were obtained or decapped, were based on what was written in emulators.

Feel free to comment and add what arouses your interest or points of view.

Regards
ron


12
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.05. 20:49:00 »
Dr.Og ! very nice ! Thanks for the links. !

I hope no one bothers about a loving nickname. I have no doubt that GFlorez has cited Mr Toop ( if that's the case ) with the utmost respect and with all appreciation and love. I would be very happy to know that Mr. Toop could help us to preserve the Enterprise in FPGA, just as many of us will surely be.

Let's go for the core !

Regards
ron

13
Hardware / Re: Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.05. 11:45:47 »
Here is the post at RetroWiki in Spanish:
http://www.retrowiki.es/viewtopic.php?f=108&t=200035693

Saludos !

14
Hardware / Enterprise Deployment Attempt Over FPGA.
« on: 2020.May.05. 11:26:09 »
Greetings to all users and lovers of the Elan Enterprise.

Not long ago, we formed a small team of retro computer enthusiasts and were able to implement several things, including Oric's core with Microdisc. Anyway, in the group there are users with great knowledge of Z80 and Enterprise HW.

Currently we have a fairly solid group and we are open to anyone who can contribute documentation and knowledge.

The main objective is to achieve an Enterprise 128 implementation that works on FPGA boards like MiST, MiSTica and SiDi and so that later FPGAs like the MiSTer can be ported.

Two of the main pitfalls to overcome are the ASICs or Custom:  Nick and Dave, since there is no implementation and all we have are the emulators and the documentation that we all know.

How could it be otherwise, Glorez is on the team as he is one of our best Enterprise ambassadors. GFlorez will be our interface with EntepriseForEver and RetroWiki and the Telegram group.

Without haste but without pause, no matter how long it can consume, it is something done totally altruistically, unconditionally and without any kind of profit.

We have to focus our efforts to get the best possible implementation from Nick and Dave. It is key, because the rest of the core is more or less already defined.
The first things we need is to have the Nick's Video base to start painting on the screen and gradually add all the development. Dave's part seems more affordable.

We hope you find this project interesting and we invite you to participate. We will create a thread in Spanish on RetroWiki to be able to exchange knowledge and impressions.

This is all for now, we will inform you promptly and we hope you like it.

Best Regards.
ron.

15
Interface / Re: USB to Enterprise serial
« on: 2019.July.01. 20:30:21 »
I do not know if it is the right place to continue talking about the USB to serial adapter for enterprise. Any way I would like to compile more information  and if it is possible to do something, it is very much appreciated.




Glorez brought this serial port to USB interface.
Last Friday and Sunday, we were in my workshop doing communications tests, with discrete results.

So we have not been able to find any communications program for Enteprise, except what has been done by the Danes. We have done tests from Basic, with results that we believe that with some adjustments we could do something.

Something like:

Code: [Select]
  100 PROGRAM "term.BAS"
  110 SET 191,4
  120 LET A$="":LET LOCAL=-1
  130 TEXT 80
  140 OPEN #1:"SERIAL:"
  150 IF LOCAL=-1 THEN PRINT #102:CHR$(27);"O";
  160 IF LOCAL=0 THEN
  170   GET #1:A$
  180 ELSE
  190   LET A$=INKEY$
  200 END IF
  210 IF A$<>"" THEN
  220   LET A=ORD(A$)
  230   IF A<>13 THEN
  240     PRINT CHR$(A);:PRINT #1:CHR$(A);
  250   ELSE
  260     LET LOCAL=NOT(LOCAL)
  270     IF LOCAL=0 THEN PRINT #102:CHR$(27);CHR$(111+(LOCAL*32));
  280     PRINT #1:CHR$(13);CHR$(10);:PRINT :LET A$=""
  290     IF LOCAL=-1 THEN PRINT #102:CHR$(27);CHR$(111+(LOCAL*32));
  300   END IF
  310 END IF
  320 GOTO 160


We have also been doing tests under IS-DOS and with the most common communications software for CP / M, but we are in the same point. It does not work.

Then, with IS-DOS there's the command MODE
MODE {[80] | [40]} | [Logical-device:=EXDOS-device]

Devices: [LST: , AUX:, RDR:, PUN:, NULL]

Well, all help and advice are welcome, the interface is working and with tcpser and minicom from Linux we can exchange characters between the PC and the Enterprise, there's a lot of test to do.

Regards



Pages: [1] 2 3